Tables
Table 1-1: PCI-1752/1754/1756 Features Comparison ....................................... 4
Table 3-1: PCI-1752 I/O Connector Signal Description ..................................... 21
Table 3-2: PCI-1754 I/O Connector Signal Description ..................................... 23
Table 3-3: PCI-1756 I/O Connector Signal Description ..................................... 25
Table 3-4: JP1: Power on configuration after hot reset ..................................... 28
Table 4-1: Interrupt control register bit map ...................................................... 31
Table 4-2: Latch port data disable/enable control bit ........................................ 32
Table 4-3: Interrupt disable/enable control bit values ........................................ 32
Table 4-4: Interrupt triggering edge control bit values ....................................... 32
Table 4-5: Interrupt flag bit values .................................................................... 33
Table 4-6: Board ID register ............................................................................. 33
Table 4-7: Board ID setting .............................................................................. 34
Table 4-8: JP2: Channel-Freeze function input mode ....................................... 35
Table 4-9: Channel-Freeze function register ..................................................... 36
Table 4-10: Channel-Freeze function bit value .................................................... 36
Komentáře k této Příručce